Partial Configuration Design and Implementation Challenges on Xilinx Virtex FPGAs
نویسندگان
چکیده
In this paper, we address the main aspects of partial reconfiguration on the Xilinx Virtex FPGAs and explain how to overcome main challenges during partial reconfiguration design and implementation, in specific about signal integrity, global logic and inter-module communication. In addition, we discuss the problem of designing partial reconfigurable application using the HandelC language, and illustrate this approach by using one example in video rendering.
منابع مشابه
Single Event Upset Detection and Correction in Virtex-4 and Virtex-5 FPGAs
A design for the detection and correction of single event upsets (SEUs) in the configuration memory of field programmable gate arrays (FPGAs) is presented. Larger configuration memories and shrinking design rules have caused concerns to rise about SEUs in highreliability high-availability systems using FPGAs. We describe the operation and architecture of the proposed design as well as its imple...
متن کاملSelf-reference Scrubber for TMR Systems Based on Xilinx Virtex FPGAs
SRAM-based FPGAs are sensitive to radiation effects. Soft errors can appear and accumulate, potentially defeating mitigation strategies deployed at the Application Layer. Therefore, Configuration Memory scrubbing is required to improve radiation tolerance of such FPGAs in space applications. Virtex FPGAs allow runtime scrubbing by means of dynamic partial reconfiguration. Even with scrubbing, i...
متن کاملXilinx Virtex-4 Revolutionizes Platform FPGAs
The Rise of Platform FPGAs Xilinx introduced the concept of a Platform FPGA as its Virtex family found increased use in system-ona-chip (SoC) applications. As the leading programmable logic vendor, Xilinx helped to usher in and establish the SOC design methodology with its capable Virtex-based device support of programmable logic, I/O, and processing. Xilinx had already established itself with ...
متن کاملUsing FPGAs to Solve Challenges in Industrial Applications
www.xilinx.com 1 © Copyright 2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners. The revolution of automation on factory floors is a key driver for the seemingly insatiable demand for higher productivity, lo...
متن کاملOn-Line Single Event Upset Detection and Correction in Field Programmable Gate Array Configuration Memories
Larger field programmable gate array (FPGA) configuration memories and shrinking design rules have raised concerns about single event upsets (SEUs), especially for highreliability, high-availability systems that use FPGAs. We present a design for the on-line detection and correction of SEUs in the configuration memory of Xilinx Virtex-4 and Virtex-5 FPGAs. The design corrects all single-bit err...
متن کامل